

**Clean Version of Pending Claims**

**STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES**

Applicant: Kie Y. Ahn et al.

Serial No.: 09/943,324



*Claims 33-40 and 55-86, as of February 12, 2002 (date response to Final Office Action filed w/ RCE).*

**1** ~~33~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the first transistor includes a dielectric layer of a first thickness, including a top layer which exhibits a high resistance to oxidation at high temperatures, separating a gate from the channel region; and

a second transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the second transistor includes a dielectric layer of second thickness different from the first thickness, separating a gate from the channel region.

**2** ~~34~~. The structure of claim ~~33~~, wherein the first transistor is a transistor for the logic device and the second transistor is a transistor for the memory device.

**3** ~~35~~. The structure of claim ~~33~~, wherein the first transistor having a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers.

**4** ~~36~~. The structure of claim ~~33~~, wherein the first transistor having a dielectric layer of a first thickness includes a bottom layer of silicon dioxide (SiO<sub>2</sub>) and a top layer of silicon nitride (Si<sub>3</sub>N<sub>4</sub>).

**5** ~~37~~. The structure of claim ~~33~~, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO<sub>2</sub>).

TECHNOLOGY  
RECEIVED

<sup>6</sup>  
~~38.~~ The structure of claim ~~35~~<sup>1</sup>, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

1 1  
cont.  
<sup>7</sup>  
~~39.~~ The structure of claim ~~35~~<sup>1</sup>, wherein the first transistor which includes a dielectric layer of a first thickness and having a top layer which exhibits a high resistance to oxidation at high temperatures includes a top layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ) which comprises approximately a third of the first thickness of the dielectric layer.

<sup>8</sup>  
~~40.~~ The structure of claim ~~35~~<sup>1</sup>, wherein the first transistor which includes a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers, wherein the dielectric layer has a bottom layer of silicon dioxide ( $\text{SiO}_2$ ), and wherein the top layer is silicon nitride ( $\text{Si}_3\text{N}_4$ ).

<sup>9</sup>  
~~55.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to oxidation at high temperatures; and

2  
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

<sup>10</sup>  
~~56.~~ The structure of claim ~~55~~<sup>9</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

<sup>11</sup>  
~~57.~~ The structure of claim ~~55~~<sup>9</sup>, wherein first dielectric layer of a first thickness includes silicon dioxide ( $\text{SiO}_2$ ) and the top layer includes silicon nitride ( $\text{Si}_3\text{N}_4$ ).

PENDING CLAIMS

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

---

Page 3

~~58.~~<sup>12</sup> The structure of claim ~~55~~<sup>9</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide ( $\text{SiO}_2$ ).

~~59.~~<sup>13</sup> The structure of claim ~~55~~<sup>9</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

~~60.~~<sup>14</sup> The structure of claim ~~55~~<sup>9</sup>, wherein the top layer includes a top layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ) which comprises approximately a third of the first thickness of the first dielectric layer.

~~61.~~<sup>15</sup> The structure of claim ~~55~~<sup>9</sup>, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

~~62.~~<sup>16</sup> (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to boron penetration at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

~~63.~~<sup>17</sup> The structure of claim ~~62~~<sup>16</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

~~64.~~<sup>18</sup> The structure of claim ~~62~~<sup>16</sup>, wherein first dielectric layer of a first thickness includes silicon dioxide ( $\text{SiO}_2$ ) and the top layer includes silicon nitride ( $\text{Si}_3\text{N}_4$ ).

<sup>19</sup>  
~~65.~~ The structure of claim ~~62~~<sup>14</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide ( $\text{SiO}_2$ ).

<sup>20</sup>  
~~66.~~ The structure of claim ~~62~~<sup>16</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

<sup>21</sup>  
~~67.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride ( $\text{Si}_3\text{N}_4$ ) top layer which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

<sup>22</sup>  
~~68.~~ The structure of claim ~~67~~<sup>21</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

<sup>23</sup>  
~~69.~~ The structure of claim ~~67~~<sup>21</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide ( $\text{SiO}_2$ ).

<sup>24</sup>  
~~70.~~ The structure of claim ~~67~~<sup>21</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

<sup>25</sup>  
~~71.~~ The structure of claim ~~67~~<sup>21</sup>, wherein the silicon nitride ( $\text{Si}_3\text{N}_4$ ) top layer includes a silicon nitride ( $\text{Si}_3\text{N}_4$ ) top layer with a thickness of approximately a third of the first thickness of the first dielectric layer.

<sup>26</sup>  
~~72.~~ The structure of claim ~~67~~<sup>24</sup>, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

<sup>37</sup>  
~~73.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:  
a first transistor, wherein the first transistor includes:  
a first dielectric layer of a first thickness less than 5 nanometers (nm);  
a top layer of approximately a third of the first thickness, which exhibits a high resistance oxidation at high temperatures; and  
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

<sup>25</sup>  
~~74.~~ The structure of claim ~~73~~<sup>27</sup>, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

<sup>2</sup>  
~~75.~~ The structure of claim ~~73~~<sup>29</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

<sup>30</sup>  
~~76.~~ The structure of claim ~~75~~<sup>27</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO<sub>2</sub>).

<sup>31</sup>  
~~77.~~ The structure of claim ~~75~~<sup>27</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

<sup>32</sup>  
~~78.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);  
a top layer which exhibits a high resistance to oxidation at high temperatures; and  
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

<sup>33</sup> ~~79~~. The structure of claim ~~78~~<sup>32</sup>, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

<sup>34</sup> ~~80~~. The structure of claim ~~78~~<sup>32</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

<sup>35</sup> ~~81~~. The structure of claim ~~78~~<sup>32</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO<sub>2</sub>).

<sup>36</sup> ~~82~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride (Si<sub>3</sub>N<sub>4</sub>) top layer of approximately a third of the first thickness, which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

<sup>37</sup> ~~83~~. The structure of claim ~~82~~<sup>36</sup>, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

PENDING CLAIMS

Page 7

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

---

<sup>38</sup>  
~~84.~~ The structure of claim ~~82~~<sup>34</sup>, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

<sup>39</sup>  
~~85.~~ The structure of claim ~~82~~<sup>34</sup>, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO<sub>2</sub>).

<sup>40</sup>  
~~86.~~ (Amended) A logic device and a memory device structure on a single substrate formed by the method comprising:

<sup>1</sup>  
<sup>2</sup>  
<sup>3</sup>  
forming a pair of transistor channel regions on the single substrate;  
forming a pair of gate oxides to a first thickness on the pair of channel regions;  
wherein forming the pair of gate oxides to a first thickness includes forming the pair of gate oxides to a thickness of less than 5 nanometers (nm) by krypton plasma generated atomic oxygen at approximately 400 degrees Celsius;  
forming a thin dielectric layer on one of the pair of gate oxides, wherein the thin dielectric layer exhibits resistance to oxidation at high temperatures; and  
forming the other of the pair of gate oxides to a second thickness different from the first thickness.

---